Abstract-This paper describes an 8-channel gel-free EEG/electrode-tissue impedance (ETI) acquisition system, consisting of nine active electrodes (AEs) and one back-end (BE) analog signal processor. The AEs amplify the weak EEG signals, while their low output impedance suppresses cable-motion artifacts and 50/60 Hz mains interference. A common-mode feed-forward (CMFF) scheme boosts the CMRR of the AE pairs by 25 dB. The BE post-processes and digitizes the analog outputs of the AEs, it also can configure them via a single-wire pulse width modulation (PWM) protocol. Together, the AEs and BE are capable of recording 8-channel EEG and ETI signals. With EEG recording enabled, ETIs of up to 60 kΩ can be measured, which increases to 550 kΩ when EEG recording is disabled. Each EEG channel has a 1.2 GΩ input impedance (at 20 Hz), 1.75 µVrms (0.5-100 Hz) input-referred noise, 84 dB CMRR and ±250 mV electrode offset rejection capability. The EEG acquisition system was implemented in a standard 0.18 µm CMOS process, and dissipates less than 700 µW from a 1.8 V supply.
A potential solution to this problem is to bring the readout circuit closer to the electrodes by implementing so-called active electrodes (AEs) with co-integrated pre-amplifiers [6] [7] [8] [9] . The short connection between electrode and pre-amplifier minimizes noise pick-up, while the pre-amplifier's low output impedance suppresses cable motion artifacts, eliminating the need for shielded wires [5] . Analog buffers have widely been used in AEs, but they only provide the impedance conversion [6] , which means that the following circuits must still be designed for low noise. Alternatively, the use of pre-amplifiers with gain significantly relaxes the noise requirement of the succeeding circuits, and thus the overall system power [7] . Pre-amplification also improves the robustness of the AE's output signal to cable interference.
As shown in Table I , however, a robust gel-free EEG monitoring system must also satisfy other challenging requirements [10] , [11] . To start with, it must be able to cope with large variations in skin-electrode impedance, usually by employing a very high input-impedance pre-amplifier to minimize signal attenuation [12] . Another challenge is the electrode polarization voltage, which can be as large as a few hundreds of mV and which may reduce the pre-amplifier's headroom or even saturate its output. The pre-amplifier should also be able to handle such DC voltages and maintain its performance. Furthermore, high common-mode rejection ratio (CMRR) is needed to reject mains interference. Since each AE processes signals from one electrode, this can only be achieved by ensuring that any two pre-amplifiers will have well-matched gains. In multi-channel applications, each AE should also employ a minimal number of connecting cables to the outside world in order to reduce the overall cable weight. Last, but not least, the system should consume ultra-low power to maximize battery-life.
This paper presents a low-power 8-channel active-electrodebased EEG/ETI acquisition system [13] to address the aforementioned challenges (Fig. 1) . A high input-impedance, lownoise, AC-coupled AE enables the use of dry-electrodes. The CMRR between any two AEs is enhanced by 25 dB through the use of a common-mode feed-forward (CMFF) scheme. A low-power and highly-configurable BE performs analog signal processing and analog-to-digital conversion. A 6-wire interface between the AEs and the BE utilizes a single-wire data communication scheme based on pulse width modulation (PWM), thus reducing the number of cables between each AE and the BE. The other wires are mainly used for power supply and extra functions of the AE, such as synchronized electrode-tissue impedance (ETI) measurements, re-configurability, and CMRR enhancement. The system continuously monitors ETI to facili- tate the remote assessment of electrode status and impedancebased motion artifact removal (MAR) [14] .
The paper is organized as follows. Section II describes the architecture and system-level highlights. Sections III and IV discuss the detailed implementation of the AE and the BE, respectively. Section V presents the results of system characterization and a comparison table. Section VI describes an integrated wireless EEG headset implemented with the proposed system, and presents the results of gel-free EEG measurement. Section VII concludes the paper.
II. SYSTEM ARCHITECTURE OVERVIEW
The complete 8-channel EEG/ETI acquisition system consists of nine AEs and one BE (Fig. 2) . A bipolar measurement can be implemented by taking difference between outputs of two AEs. Each AE chip is responsible for providing high-input impedance, EEG/ETI pre-amplification and electrode offset (EO) rejection. The AE chips receive a 32 kHz master clock (CLK), power supply (VDD and VSS), and digital control bits (PWM) from the BE. They then output analog EEG/ETI signals (ANA) and a common-mode feed-forward (CMFF) signal. Each AE chip utilizes a non-inverting amplifier, equipped with a ripple reduction loop (RRL) to reject chopper ripple [15] , and a DC-servo loop (DSL) to reject electrode offset [16] . A built-in AC current source generates a square-wave current that can be injected into the body for ETI measurement [17] .
The BE chip is responsible for analog signal processing and digitization. As shown in Fig. 2 , the BE employs chopper instrumentation amplifiers, including transconductance (TC) stages to acquire the differential analog outputs from two AEs, and transimpedance (TI) stages to demodulate and separate the EEG signal and complex ETI signals into three channels. After programmable gain amplifiers (PGA), anti-aliasing low-pass filters (LPF), both EEG channel and ETI channels are simultaneously sampled at 500 Hz by sample and hold (S/H) stages. The total 24-channel outputs (8-channel EEG and 16-channel ETI) are multiplexed and digitized by two 12 bit SAR ADCs operating at 1 kSps per channel.
A. EEG and ETI Measurement
The system can simultaneously measure EEG and ETI signals (Fig. 3) . A DC current ( ) is up-modulated to the ETI measurement frequency ( ), and injected into the subject through the biopotential electrodes. This AC current is converted into an AC voltage ( ) over the ETI. As a result, the EEG and ETI signals are both present at the input of AE, but are located in different frequency bands. At the output of the EEG channel, the amplified EEG signal is still at baseband, and the ETI signal at can easily be removed by a LPF. On the other hand, ETI-I/Q channel up-modulates the EEG signal to and filters it out, while it demodulates in-phase (0 ) and quadrature (90 ) components of the signal back to DC, respectively. 
B. CMFF for CMRR Enhancement
Gain mismatch typically limits the intrinsic CMRR of a pair of AEs to less than 60 dB. Conventionally, the driven-right-leg (DRL) technique [18] improves CMRR by feeding a CM-canceling signal to the subject's body. This effectively reduces the CM gain and boosts the CMRR. However, the large and uncontrolled ETI of dry electrodes makes such a loop difficult to stabilize. The digitally-assisted DRL technique reported in [19] solves this problem by ensuring that the DRL loop only has gain at the power line frequency, but this is at the expense of additional notch filtering and hence power dissipation. The common-mode feedback (CMFB) technique [7] , improves CMRR by feeding the CM signal back to the input of each pre-amplifier. However, the feedback loop requires a summing amplifier and large compensation capacitors for CM extraction and stability, leading to increased area and power consumption.
This work utilizes a CMFF technique for CMRR improvement of multiple AEs [20] . Conventionally, the CMFF nodes of all AEs are connected to ground as reference ( Fig. 4(a) ). As a result, the CMRR of a pair of AEs is limited by their gain error, as shown in (1). In CMFF scheme, all CMFF nodes are capacitively connected together to a well-defined DC voltage via a very large bias resistor ( Fig. 4(b) ). As a result, CMFF becomes an averaging node of all input signals, i.e., the CM input. It is superimposed on , and no CM current flows through and . This effectively reduces the CM gain and increases the CMRR of the AE pair, as shown in (2), where is the voltage gain of an AE, and is the gain difference of two AEs.
(1) (2) Ideally, increasing will make CMFF node voltage sensitive to leakage due to the voltage divider formed by and the parasitic resistance (Fig. 4(b) ). Making too large will significantly reduce the DC voltage at CMFF node, thus limiting the maximum CM swing at this node. Therefore, the maximum DC voltage at the CMFF node should be larger than the AE's maximum input CM voltage ( ), as given by (3) However, decreasing will limit the maximum CMRR improvement, as shown in (2) . This increases the effective highpass corner of CMFF node, and thus prevents any CM voltage extraction at the CMFF node, e.g., when
, the CMFF will be biased to ground and the CMFF scheme will stop working. Therefore, and are selected to accommodate a CMFF dynamic range up to 50 mV.
The lead-off of any electrode will cause the failure of the CMFF loop, as the floating input of the amplifier pollutes the CM averaging [20] . This problem can be solved by connecting the input of each amplifier to a bias voltage (0.9 V) through a large bias resistor (for instance, 1
). This will bias the amplifiers in the lead-off condition, while CMFF is then performed among the other amplifiers.
C. PWM Communication
The AE receives configuration data to define the gain of the IA, the amplitude and frequency of the AC current source. Data communication between the BE and AE could be done via a 3-wire serial-to-parallel interface (SPI). However, in a multi-channel system, this may lead to an increased number of wires. The system employs a single-wire self-clocked PWM data transmission scheme [21] , which reduces the total number of wires required between each AE and the BE from eight to six.
III. ACTIVE ELECTRODE ASIC

A. Instrumentation Amplifier (IA)
As the first stage of the signal chain, the IA consists of a noninverting AC-coupled chopper amplifier (Fig. 5) , which provides voltage gain, high input-impedance, low noise, as well as the capability to reject large electrode offset.
1) Input Impedance:
The use of non-inverting amplifier achieves much higher AC input impedance than inverting amplifiers [7] , [16] , although chopper modulation and large are utilized in both topologies. The input impedance is dominated by the parasitic switched-capacitor resistance ( ) associated with the input chopper and the amplifier's input capacitance, in parallel with the output resistance of the current source ( ).
2) Electrode Offset Rejection: To reject large electrode offset (EO), which may saturate the pre-amplifier, the AE implements a continuous-time DC-servo loop (DSL) [16] . The DSL stabilizes the output DC voltage to a reference voltage ( ) via an active RC integrator, which feeds IA's output offset back to its inverting input via a large pseudo resistor ( ) [22] . The settling time of the DSL is about 20 seconds, which is dominated by and . The maximum electrode offset rejection of each AE, i.e., with respect to subject bias, is ultimately determined by the input biasing range of the core amplifier.
3) Noise Analysis: The target input-referred noise of EEG channel (including two AEs and BE) is 75 nV/sqrt(Hz). Neglecting the noise contribution from the BE, the input-referred noise of a single AE should be about 53 nV/sqrt(Hz), which comes from three major contributors (Fig. 6) : the core amplifier, the ripple reduction loop (RRL), and the DC-servo loop (DSL). (5) The noise contribution of the core IA can be expressed by: (6) Where and are the input-referred voltage density and current noise density of the core amplifier, respectively. and are feedback capacitors which define the gain of the active electrode. is the operating frequency of the chopper modulators.
is the frequency of the EEG input signal.
is the input parasitic capacitance of the core amplifier.
The first component in (6) refers to the voltage noise of the non-inverting chopper amplifier due to its parasitic switched-capacitor resistance [7] . Although chopper modulation mitigates noise of the core amplifier (OP1), this parasitic resistance reduces the input impedance of the amplifier and increases its equivalent current noise. This results in voltage noise in the presence of external capacitive feedback. The second component in (6) refers to another equivalent voltage noise source associated with the current noise , which is due to the charge injection and clock feed-through of the input chopper MOSFETs [23] . The current noise PSD linearly increases with the chopping frequency [24] and induces significant voltage noise when chopping is performed at a high-impedance node [23] .
The proposed IA employs several approaches to minimize the total noise in (6) . In order to reduce the thermal noise of , the core amplifier employs a two-stage amplifier (Fig. 7) , whose input pair consists of NMOS and PMOS differential pairs connected in parallel [25] . This approach doubles the input transconductance of the core amplifier without consuming extra bias current, while still achieving an input DC range from 0.7 V to 1.2 V. In order to reduce , a relatively low chopping frequency ( ) and transistors of the chopper modulators are implemented minimum size [23] . Besides, the use of a non-inverting topology means its input impedance is not dominant by the feedback capacitors. As a result, very large feedback capacitors (5 nF) and (50 pF to 500 pF) were used to reduce the impedance at the chopping node, thus leading to less voltage noise in (6) without compromising IA's input impedance. This solves the tradeoff between noise and input impedance in previous AC-coupled inverting chopper IAs [7] , [16] , where large coupling capacitors significantly reduced the IA's AC input impedance. In this work, both and were implemented with 2 metal-metal capacitor with common-centroid layout and dummies to improve their matching, since the AE's gain mismatch limits their CMRR. The RRL's noise contribution is negligible, since it is located between the two choppers of the core amplifier (OP1). The noise from GM2 and current buffer (CB) are effectively chopped out, while their thermal noises are suppressed by the input stage of OP1. The DSL does not induce significant noise in the EEG bandwidth either, as its low-pass corner frequency is well below 0.5 Hz.
B. Current Source for ETI Measurement
The current source employs a self-biased triple-cascode architecture to boost its output impedance ( ) (Fig. 8) . The magnitude of the reference current ( ) is configurable from 10 nA to 2 . This current is mirrored either to a NMOS or PMOS triple-cascode stage, enabling either current injection or current sink. An output chopper then generates a square-wave current and sets the ETI measurement frequency ( ).
IV. BACK-END SIGNAL PROCESSING ASIC
A. Instrumentation Amplifiers (IA)
The EEG channel and two ETI channels use the same IA architecture, but with different chopping schemes to separate EEG and ETI from each other. The IA of the EEG channel utilizes both input and output choppers to reduce its noise. Two ETI channels share the same TC stage to reduce power dissipation, and only implement output choppers in their TI stages to demodulate the ETI signal back to baseband.
The IA is based on a current-balancing instrumentation amplifier [26] (Fig. 9) . The TC stage employs input voltage followers, so the differential input voltage applies across the input resistor and creates a signal dependent current. This current is mirrored ( and ) to the TI stage and converted back to a voltage via resistor . The voltage gain of the IA is given by (7) The level shifters ( and ) help to keep the voltages and at reasonable values for a wide range of input common- mode voltages. The maximum input swing of the IA is determined by .
B. Low-Pass Filter and ADC
The anti-aliasing LPFs separate the EEG signal and the residual ETI signal (at 1 kHz), and reject chopping spikes. The LPF is a 4th-order unity-gain Bessel filter realized with a Sallen-Key topology [27] , which provides tunable bandwidth (100 Hz to 300 Hz), as well as sufficient attenuation ( at 1 kHz) of residual ETI signal. The use of a Bessel filter ensures that the EEG and ETI channels all have a constant group delay of about 1 ms. The sample and hold circuit samples all channels at the same time. Both constant group delay and synchronized sampling improve the accuracy of temporal correlation across channels. This is important for brain-computer-interface applications, such as ETI-based motion artifact reduction [14] .
Two time-multiplexed 12 bit SAR ADCs, conceptually similar to the ones used in [28] , digitize all analog outputs (EEG, ETI-I and ETI-Q from 8 channels), at 1 kSps per channel.
V. MEASUREMENT SUMMARY
A. Measurement of Performance
The system is implemented in a standard TSMC 0.18 CMOS process. Fig. 10 shows the photographs of both chips and the packaged AE placed on an 11 mm diameter electrode. The 8-channel system, including nine AEs and one BE, consumes less than 700 from 1.8 V. Table II shows the power breakdown of the 8-channel system. Fig. 11 shows the original PWM data sent from the BE, and the demodulated serial data received by the AE. It can be seen that the PWM demodulation scheme works properly. Fig. 12 shows the measured voltage gain of one EEG channel, with various PGA gain settings (3, 9, 12 and 18). The measured bandwidth of 200 Hz is determined by the LPF. Fig. 11 . Measured PWM input data and demodulated serial output. Fig. 13 shows the measured input impedance of an AE, which is about 1.2 at 20 Hz and above 300 at 50 Hz. Fig. 14 shows the input-referred noise density of one EEG channel (including two AEs and one BE) versus frequency. When chopping is disabled, noise is clearly visible; when chopping is enabled at 2 kHz, noise dominates below 20 Hz. Above this frequency, the input noise-density is about 75 nV/sqrt(Hz). The integrated input-referred noise is 1.75 from 0.5 Hz to 100 Hz. Fig. 15 shows the CMRR of one EEG channel (including two AEs and one BE). Enabling the CMFF improves the CMRR by 25 dB at 50 Hz. Fig. 16 shows that the measured CMRR of seven pairs of AEs is always above 84 dB. Figs. 18 and 19 show the measured ETI resistance and capacitance, respectively. Test resistors and capacitors were connected to the inputs of two AEs. The gain of the AE and BE were set to 101 and 9, so that both the EEG and ETI channels have the same gain ( ). In this default setting, the maximum differential ETI that the system can linearly measure is approximately 60 or 2 nF (at ). This is limited by the output swing of the PGA in the BE (0.35 V-1.45 V), and the amplitude of the injected current (10 nA). By lowering the gains of the AE and BE to 11 and 9, respectively, ETIs of up to 550 can be measured, at the expense of less gain ( ) in the EEG channel. In principle, even larger ETIs can be measured by lowering the amplitude of the injected current. Table III summarizes the performance of the proposed AE system and compares it with state-of-the-art AE-based implementations. Compared to these, the proposed 8-channel AE system is able to measure EEG and ETI signals simultaneously, while still achieving very competitive performance, in terms of input impedance, input referred noise, electrode offset rejection and CMRR. This system also achieves the lowest power dissipation per channel. 
VI. 4-CHANNEL WIRELESS EEG HEADSET
The low-power highly-integrated ASICs (AE and BE) enable their use in battery-powered wearable devices. A 4-channel wireless EEG headset utilizing these ASICs is shown in Fig. 20 . The headset consists of four signal AEs, one reference AE, and one bias electrode. Two mechanical bridges cover all the electrode positions and have compartments for sensor node electronics and battery. The signal AEs are positioned at predefined positions: , , and according to the 10-20 electrode EEG system. The reference AE and bias electrode are positioned behind the ears at the mastoid bone. All these electronics are connected via flat cables and embedded in the headset.
The digital outputs of BE ASIC are streamed out to a lowpower microcontroller [32] via a SPI protocol and stored in local memory. Then the data is transmitted wirelessly to PC through a low-power radio [33] . The data transmission of microcontroller and radio occupies more than 80% of the system power, while AEs and BE consume 5%. Fig. 21 shows the spectrogram of the measured 4-channel EEG signals from a subject whose eyes were alternately opened and closed. There is no alpha wave during the eyes-open period for all channels, except some artifacts due to blinking. During the eyes-closed period, the alpha waves at 10 Hz are clearly visible on all four channels.
VII. CONCLUSION
This paper describes an 8-channel active-electrode (AE) system for EEG/ETI measurement with dry electrodes. The whole system consists of nine AE ASICs for high-quality pre-amplification, and a low-power highly-configurable BE ASIC for analog signal processing and digitization. Several circuit techniques were implemented to improve the system performance. Electrode offset is rejected by employing a DC-servo loop around a non-inverting chopper amplifier, whose input stage employs both PMOS and NMOS devices in parallel for greater noise efficiency. At the system level, a CMFF technique improves the CMRR of an AE pair by 25 dB; a PWM modulation scheme enables a single-wire data communication link between AE and BE; and a continuous-time ETI measurement scheme can sense impedances up to 550 . To demonstrate its functionality, the AE system was used to realize a light-weight, wireless 4-channel EEG headset based on dry electrodes.
